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Abstract—In this paper, we present a detailed simulation study
of the influence of quantum mechanical effects in the inversion
layer on random dopant induced threshold voltage fluctuations
and lowering in sub-100 nm MOSFETs. The simulations have been
performed using a three-dimensional (3-D) implementation of the
density gradient (DG) formalism incorporated in our established
3-D atomistic simulation approach. This results in a self-consis-
tent 3-D quantum mechanical picture, which implies not only the
vertical inversion layer quantization but also the lateral confine-
ment effects related to current filamentation in the “valleys” of the
random potential fluctuations. We have shown that the net result
of including quantum mechanical effects, while considering statis-
tical dopant fluctuations, is an increase in both threshold voltage
fluctuations and lowering. At the same time, the random dopant
induced threshold voltage lowering partially compensates for the
quantum mechanical threshold voltage shift in aggressively scaled
MOSFETs with ultrathin gate oxides.
Index Terms—Dopant fluctuation, quantum effects, MOSFETs,
numerical simulation, 3-D, threshold.
I. INTRODUCTION
MOSFET threshold voltage variation due to statisticalfluctuations in the number and position of dopant atoms
[1]–[4] becomes a serious problem when MOSFETs are scaled
to sub-100 nm dimensions [5]–[8]. This is complemented by a
pronounced threshold voltage lowering [4], [8] associated with
current percolation through valleys in the potential distribution
at the interface due to the random position of dopants. At
the same time the increase in doping concentration to above
cm , and the reduction in the oxide thickness to
below 3 nm in sub-100 nm MOSFETs [5], result in a large sur-
face electric field, even near threshold, and strong quantization
in the direction perpendicular to the channel [9]–[11], with a
corresponding increase in threshold voltage, and reduction in
gate capacitance and drive [12]–[15].
The realistic modeling of dopant fluctuation effects in deep
submicron MOSFETs requires a three-dimensional (3-D) nu-
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merical simulation, with fine grain discretization, and a sta-
tistical analysis of the results from the simulation of a statis-
tical sample of devices [4], [8], [16]. All previous 3-D simula-
tion studies of random dopant fluctuation effects [4], [7], [8],
[16]–[21] use a simple drift-diffusion or, in one case, hydro-
dynamic [22] approximation, and, with the exception of [22],
do not take into account quantum effects. However, [22] does
not explicitly demonstrate the role of the quantum effects on
MOSFET parameter fluctuations. Until now, it was unclear to
what extent the quantum effects would affect the random dopant
induced threshold voltage fluctuations and lowering in aggres-
sively scaled MOSFETs with ultrathin gate oxides, and to what
degree the threshold voltage lowering may compensate for the
increase in the threshold voltage associated with inversion layer
quantization.
In this paper, we study the influence of the quantum effects
in the inversion layer on the random dopant induced threshold
voltage fluctuations and lowering in sub-100 nm MOSFETs.
The quantum mechanical effects are incorporated in our estab-
lished 3-D atomistic simulation approach [8], [16] using a 3-D
implementation of the density gradient (DG) model [23]. This
results in a self-consistent, fully 3-D quantum mechanical pic-
ture which accounts for the vertical inversion layer quantization,
lateral confinement effects associated with the current filamen-
tation in the “valleys” of the potential fluctuation and, according
to [24], [25], tunneling through the sharp potential barriers as-
sociated with individual dopants. The next section describes the
3-D implementation of the DG model in an atomistic context,
outlining the equations, the solution domain, the boundary con-
ditions and the numerical procedures. In Section III, we cali-
brate and validate the DG simulations with respect to compre-
hensive quantum mechanical calculations based on the full band
formalism [11], comparing the published quantum mechanical
threshold voltage shifts and inversion layer charge distributions
with the results of DG simulations. Three-dimensional atomistic
simulation results highlighting the influence of the quantum me-
chanical effects on the random dopant induced threshold voltage
fluctuations and lowering are presented and analyzed in Sec-
tion IV.
II. SIMULATION APPROACH
A hydrodynamic interpretation of the quantum mechanics
and quantum corrections to the fluid equations was proposed
0018–9383/01$10.00 © 2001 IEEE
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in the late 1920s [26], and elaborated further by several authors
[27]. In a form similar to the form adopted in this paper, DG
quantum corrections have been used in two-dimensional (2-D)
hydrodynamic simulations of MESFETs and HEMTs [28]. As
demonstrated in [29], to lowest order, the quantum system be-
haves as an ideal gradient gas for typical low-density and high-
temperature semiconductor conditions. Assuming a scalar ef-
fective mass, quantum corrections have been included in the
drift-diffusion set of semiconductor equations by introducing an
additional term in the carrier flux expression
(1)
where and all other symbols have the
conventional meaning. The quantum correction term in (1) is
referred to as “quantum diffusion” since its inclusion yields
a theory that contains both quantum confinement effects and
quantum mechanical tunneling [24], [25], [29]. A robust
approach has been proposed in [23] to avoid the discretization
of fourth-order derivatives when using (1) in multidimen-
sional numerical simulations. By introducing a generalized
electron quasi-Fermi potential according to the expression
, the unipolar drift-diffusion system of equa-
tions with QM corrections, which in many cases is sufficient




where and are independent variables. The right-hand
side of (3) represents the Boltzmann statistics for electrons and
the left-hand side can be interpreted as a quantum mechanical
correction to the Boltzmann statistics. At the same time, (3) is a
nonlinear partial differential equation, which closely resembles
the Schrödinger equation, and a microscopic expression for the
macroscopic factor has been derived in [29] based on this
analogy.
Similar to the approach outlined in [16], at low drain voltage,
in linear mode of MOSFET operation, we consider a constant
quasi-Fermi potential in the simulations which decouples (2)
and (3) from (4). Therefore, we solve self-consistently the 3-D
Poisson equation (2) for the potential, and (3) for the electron
concentration. In the iterative solution process the electron con-
centration obtained from the solution of (3), together with Boltz-
mann statistics for the hole concentration , are used in the so-
lution of (2).
A typical atomistic simulation domain used in the simula-
tion of a nm n-channel MOSFET with oxide thickness
nm and a junction depth nm is outlined in
Fig. 1. The uniform doping concentration in the channel region
cm is resolved down to an individual dopant
level using fine grain discretization with typical mesh spacing
0.5 nm, much less than the typical spacing between impurities.
The number of dopants in the random dopant region of each in-
dividual transistor follows a Poisson distribution. The position
of dopants is chosen at random and each dopant is assigned to
the nearest grid node. By varying the mesh spacing we have
checked that the error associated with the charge assignment is
less than 1% for the devices simulated in this paper. More com-
plex doping profiles in the random dopant region of the device
may be introduced using a rejection technique.
Standard boundary conditions are used for the potential in the
Poisson equation (2) with zero bias applied at the source and
drain contacts according to the adopted constant quasi-Fermi
level approximation. Dirichlet boundary conditions are applied
to electrons in the DG equation (3) at the contacts and Si/Si0
interface introducing charge neutrality and vanishingly small
values, respectively, and Neumann boundary conditions are ap-
plied at all other boundaries of the solution domain. One step
Newton-SOR iterations are used for solving both the Poisson
equation (2) and the DG equation (3) [30]. At the beginning of
the self-consistent iteration, the nonlinear Poisson equation is
solved using Boltzmann statistics for both electrons and holes.
The current at low drain voltage is calculated by solving a
simplified current continuity equation (5), in a drift approxima-
tion only [16], in a thin slab near the Si/Si0 interface engulfing
the inversion layer charge
(5)
Dirichlet boundary conditions are applied for the “driving” po-
tential at the source and drain contacts, with and
, respectively, and Neumann boundary conditions are applied
at all other boundaries of the slab. Drain voltage mV
is used in all simulations. The current is extracted by integrating
the drift current density along a cross section of
the slab. The described procedure is equivalent to calculating the
conductance of the device. We have demonstrated [16] that, at
low drain voltage, in the drift-diffusion approximation, the ap-
proach described above reproduces with high accuracy the re-
sults obtained from the self consistent solution of the Poisson
and the electron drift-diffusion equation.
The current criterion [A] is used to es-
timate the threshold voltage . Typically, samples of 200 mi-
croscopically different transistors are simulated for each combi-
nation of macroscopic design parameters, in order to extract the
average threshold voltage , and its standard deviation .
The corresponding relative standard deviation of the extracted
is 5% for all results presented in this paper.
Fig. 2 illustrates the potential distribution obtained from the
self-consistent solution of (2) and (3) in the solution domain
outlined in Fig. 1 at gate voltage equal to the threshold voltage.
Strong potential fluctuations at the Si/Si0 interface associated
with the discrete dopants can be observed. One electron equi-
concentration contour which corresponds to this solution is pre-
sented in Fig. 3. The equi-concentration contour highlights the
basic features of the quantum charge distribution. The quantum
confinement in the channel results in a maximum in the electron
concentration which is located approximately 1.5 nm below the
interface. The 3-D solution of (3), within the limitations of the
scalar effective mass approximation, captures the lateral con-
finement in current channels percolating through the “valleys”
in the fluctuation surface potential.
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Fig. 1. Typical atomistic simulation domain and dopant distribution used in the
simulation of a 30 50 nm n-channel MOSFET with oxide thickness t = 3
nm, junction depth x = 7 nm, and channel acceptor concentration N =
5  10 cm .
Fig. 2. Potential distribution at threshold voltage obtained from the atomistic
DG simulation of a 30  50 nm MOSFET with design parameters given in
Fig. 1.
III. CALIBRATION
Since the DG model accounts for lowest order quantum ef-
fects, and (3) can be considered only as an approximation to the
Fig. 3. One equi-concentration contour corresponding to the potential
distribution in Fig. 2. The inversion charge distribution peaks below the Si/Si0
interface.
Schrödinger equation, the DG model has to be carefully vali-
dated (and eventually calibrated) against a full, self-consistent
solution of the Poisson–Schrödinger equation before being used
further in our atomistic simulations. To some extent such valida-
tion/calibration has already been carried out in [23] in compar-
ison with an ellipsoidal band Poisson–Schrödinger solver, but
only in respect of – calculations. Here, we are more con-
cerned about correct prediction of the threshold voltage shift
and the quantum mechanical charge distribution in the inver-
sion layer, which will be affected further by the random dopant
induced potential fluctuations.
The DG validation/calibration is a difficult task in 3-D,
particularly in a complex solution domain representing a
MOSFET, and potential incorporating fluctuations from dis-
crete dopants. Therefore we validate the DG approach against
rigorous full band Poisson–Schrödinger simulations [11] in the
one-dimensional (1-D) case only, and for continuous doping.
The DG results for the quantum mechanical threshold voltage
shift , shown in Fig. 4, using a value
of electron effective mass , as recommended in
[23], are in good agreement with the shift reported in [11]. The
range of doping concentrations in this comparison corresponds
to the channel doping in properly scaled MOSFETs with
channel lengths below 100 nm. Although the above value of
the effective mass is identical to the transverse electron mass in
Si, there is no physical reason for using the transverse electron
mass in (3). Indeed in the [001] direction considered here,
the interface confinement lifts the degeneracy of the sixfold
ellipsoidal (at low ) conducting bands of Si. The total electron
concentration in the inversion layer is composed of the electron
concentrations in the subbands corresponding to the two ellip-
soids with longitudinal effective mass normal to the interface
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Fig. 4. Quantum mechanical threshold voltage shift as a function of
the doping concentration. A comparison between 1-D DG and full band
Poisson–Schrödinger results [11] at oxide thickness t = 4 nm.
Fig. 5. Quantum mechanical threshold voltage shift as a function of the
electron effective mass m , in 1-D DG simulation for acceptor concentration
N = 3 10 cm , and oxide thickness t = 4 nm.
( ) and the four ellipsoids with transfer effective
mass parallel to the interface ( ). Although not
only the lowest subband related to is occupied
at room temperature and contributions from the subbands
corresponding to can be expected, the effective
mass needed to calibrate the DG model is unphysically low and
has to be treated as a fitting parameter. To illustrate this point
further, we present in Fig. 5 the dependence of the quantum
mechanical threshold voltage shift as a function of the value
of used in the DG simulations for doping concentration
cm and oxide thickness nm.
Exact agreement with the shift predicted in [11] at this doping
concentration occurs for which is even lower
that the value suggested in [23].
Fig. 6 compares the electron concentration distribu-
tions obtained using the DG model with a full band
Poisson–Schrödinger simulation. The parameters in both
simulations are selected to allow a direct comparison with the
results presented in [11]. Good agreement between the electron
Fig. 6. Comparison of the 1-D charge distribution obtained from DG and full
band Poisson–Schrödinger simulations for acceptor concentration N = 5 
10 cm , oxide thickness t = 4 nm, and inversion charge density 1:67
10 cm .
distributions obtained from the two models is observed with
an inversion charge distribution slightly narrower and a charge
centroid slightly closer to the interface in the DG simulation.
Similar level of accuracy has to be expected in the [010] and the
[100] directions which are equivalent to the [001] direction in
terms of band structure and the expected quantum confinement
effects. In an arbitrary direction we have to accept the limitation
of the single effective mass in this first attempt to incorporate
quantum mechanical effects in the 3-D “atomistic” simulation
picture.
Although theoretically the DG approach also accounts for
tunneling [24], [25], which in our case may include the tun-
neling through the Coulomb potential of individual dopants, no
attempt has been made to calibrate the DG approach in respect
of this phenomenon.
IV. RESULTS AND DISCUSSION
In this section, we compare the results of DG atomistic sim-
ulations with previously published, purely classical atomistic
simulation results [8], in order to highlight the influence of
the quantum effects on the random dopant induced threshold
voltage fluctuations and lowering.
The dependence of the threshold voltage on oxide thickness,
obtained from classical and from quantum DG simulations, is
presented in Fig. 7 for MOSFETs with uniform doping con-
centration in the channel region cm , ef-
fective channel length nm, channel width
nm, and junction depth nm. Results for the av-
erage threshold voltage obtained from atomistic simula-
tions, and for the threshold voltage obtained from contin-
uous charge simulations are compared. For completeness we
provide here and in all following figures also results which take
into account the poly-Si depletion and the random dopant dis-
tribution in the poly-Si gate, together with the quantum effects,
in a manner described in detail in [31]. The poly-Si doping
concentration used throughout the paper is
726 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001
Fig. 7. Threshold voltage as a function of the oxide thickness in 50 50 nm
MOSFETs with channel doping concentration N = 5  10 cm and
poly-Si gate doping N = 1  10 cm .
cm . It can be noted that for oxide thickness nm
the quantum mechanical shift in the threshold voltage obtained
from full 3-D DG simulation of MOSFETs with continuous
doping agree well with the 1-D DG result presented in Fig. 4.
As expected [11], the quantum mechanical threshold voltage
shift decreases with the reduction in the oxide thickness. The
inclusion of the poly-Si gate in the simulations results in addi-
tional increase in the threshold voltage. Most importantly, the
random dopant induced threshold voltage lowering, inherent to
the atomistic simulations, and associated with percolation of the
channel current through “valleys” in the potential fluctuations,
is enhanced in the quantum case. This becomes clear from Fig. 8
where the threshold voltage lowering extracted from
the data presented in Fig. 7 is plotted as a function of the oxide
thickness and compared for the classical and quantum simula-
tions. Although the magnitude of the threshold voltage lowering
decreases almost linearly with the reduction of the oxide thick-
ness in both cases, the relative quantum mechanical increase of
the lowering becomes larger than 50% for oxide thicknesses
below 2 nm and reaches almost 100% for the limiting oxide
thickness of 1 nm.
The dependencies of the threshold voltage standard deviation
as a function of the oxide thickness, extracted from clas-
sical and from quantum atomistic simulations, are compared in
Fig. 9 for MOSFETs with the same parameters as the devices in
Fig. 7. In the classical simulations scales linearly to zero
with the corresponding scaling of , within the accuracy of the
statistical estimations. This derives from the fact that a Dirichlet
boundary condition was applied at the gate electrode during the
simulations, keeping constant the value of the potential on top
of the gate insulator. Such a “metal gate” boundary condition
completely screens and flattens the potential fluctuations at the
Si/Si0 interface when the oxide becomes infinitesimally thin.
This in turns kills the threshold voltage fluctuations since the
maximum of the classical inversion layer charge distribution and
channel current density occurs at the interface. The values of
corresponding to the quantum simulations are shifted up
with respect to the classical simulations, and the shift increases
Fig. 8. Threshold voltage lowering as a function of the oxide thickness
extracted from the data in Fig. 7.
slightly with the increase in the oxide thickness. This shift can
be partially explained by the fact that the inversion layer centroid
in the quantum simulations is below the interface and results in
an increase in the effective oxide thickness. Using a relatively
crude approximation, this can be taken into account simply by
shifting the straight line approximating the classical dependence
of on the oxide thickness along the oxide thickness axis by
(6)
where is the inversion layer centroid. According to [32], at
doping concentration cm the inversion layer
centroid is nm which corresponds to a shift of
nm. The classical dependence shifted by this value
lies below but rather close to the values of obtained from
the quantum mechanical. This is an indication that a substantial
fraction of the quantum increase of the threshold voltage fluc-
tuations can be attributed to the effective increase in the oxide
thickness. Other factors like the lateral confinement effects in
the current channels and the quantum mechanical broadening
of the inversion layer charge have additional contributions.
It should be noted also that the inclusion of the poly-Si gate
in the simulations results in additional increase of which,
in combination with the increase associated with the quantum
mechanical effects, almost doubles the threshold voltage fluc-
tuations for oxide thicknesses below 2 nm.
The atomistically simulated average threshold voltage
for a set of MOSFETs with different channel lengths is com-
pared in Fig. 10 with the threshold voltage of devices with
continuous doping. The devices have oxide thickness
nm, and all other parameters similar to the MOSFETs from
Fig. 7. Both results from classical atomistic simulation and sim-
ulations including DG correction for the quantum mechanical
effects are presented in the same figure. Let us focus first on
the classical and the quantum mechanical simulations with con-
tinuous doping. The quantum mechanical shift in the threshold
voltage exhibits a channel length dependence, and decreases
with the reduction in the channel length, from 292 mV at
nm to 271 mV at nm. This can be interpreted as an
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Fig. 9. Threshold voltage standard deviation as a function of the oxide
thickness for devices with the same parameters as in Fig. 7.
Fig. 10. Threshold voltage as a function of the effective gate length for
MOSFETs with channel width W = 50 nm, channel doping concentration
N = 5 10 cm , oxide thickness t = 3 nm, and poly-Si gate doping
N = 1  10 cm .
increase in the short-channel effects in the quantum mechanical
simulations as a result of an increase in effective oxide thick-
ness associated with the location of the inversion charge cen-
troid below the Si/Si0 interface. The inclusion of the poly-Si
gate increases even more the effective oxide thickness as a re-
sult of the poly-depletion and results in a further increase in the
short-channel effects.
In order to interpret clearly the results of the atomistic
simulations presented in Fig. 10 we compare in Fig. 11 the
corresponding threshold voltage lowering, , in the
classical and quantum case. The threshold voltage lowering in
the quantum mechanical atomistic simulations increases faster
than the threshold voltage lowering in the classical simulations
with the reduction of the channel length. This can be interpreted
as an additional increase of the short-channel effects in the
quantum mechanical atomistic case. Bearing in mind that the
threshold voltage lowering results from an early percolation of
Fig. 11. Threshold voltage lowering as a function of the effective channel
length extracted from the data in Fig. 10.
current through valleys in the potential fluctuations in the plane
of current flow we speculate that the increase of the threshold
voltage lowering with the reduction of the channel length has
two aspects. First the length of the percolation paths decreases
which reduces the percolation threshold. Secondly the discrete
doping distribution results in localized regions with higher and
lower than the average doping concentrations. In the regions
with lower doping concentration the 2-D effects associated with
the penetration of the source/drain potential in the channel are
stronger and in interaction with dominant percolation paths this
results in further threshold voltage lowering when the channel
length is reduced. In the quantum mechanical case the increased
effective thickness of the oxide increases further the influence
of the source/drain potential on the potential distribution and
lowering in the channel region and hence through the second
mechanism increases the threshold voltage lowering. The
threshold voltage lowering, which reaches more than 110 mV
in a 30-nm MOSFET, compensates for a significant portion of
the quantum mechanical threshold voltage shift.
Finally, Fig. 12 compares channel length dependence of the
standard deviations in the threshold voltage calculated
using classical and quantum mechanical atomistic simulations.
The quantum mechanical increase in is more pronounced
at the shorter channel lengths and ranges from 23% at the 100
nm MOSFETs to 25% at transistors with 30 nm channel length.
The inclusion of the poly-Si gate in the simulations increases
by another 15% over the whole range of channel lengths.
V. CONCLUSIONS
In this paper, we have presented a 3-D atomistic DG simula-
tion approach for determining the threshold voltage in aggres-
sively scaled MOSFETs, which takes into account both the dis-
crete random dopant distribution in the channel region and the
quantum effects in the inversion layer. It accounts for random
dopant induced threshold voltage fluctuations and lowering, and
quantum mechanical threshold voltage shift in a self consistent
manner.
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Fig. 12. Threshold voltage standard deviation as a function of the effective
channel length for devices with channel doping concentrationN = 5 10
cm and poly-Si gate doping N = 1 10 cm .
We have demonstrated that the introduction of quantum ef-
fects in the previously published 3-D statistical atomistic sim-
ulations results in an increase in both threshold voltage fluc-
tuations and lowering. The quantum increase in the threshold
voltage fluctuations amounts to more than 50% in MOSFETs
with oxide thicknesses below 1.5 nm, expected near the end of
the Silicon Roadmap [5]. If, in addition, the poly-Si depletion
and the discrete random dopants in the poly-Si gate are taken
into account, the increase reaches 100% in devices with ultra-
thin gate oxides. At the same time, the quantum mechanical in-
crease in the threshold voltage becomes partially compensated
by the threshold voltage lowering due to atomistic effects. This
compensation varies from 16% in 100 nm MOSFETs up to 40%
in 30-nm devices.
The combination of quantum mechanical and random dopant
effects, which are closely interlinked and may enhance or
compensate each other, becomes very important in sub-100 nm
MOSFETs and poses serious challenges for the development
of the next generation of simulation tools.
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